MEMORY

Unbuffered

144-PIN SO DIMM 2 M × 64 BITS HYPER PAGE MODE DRAM MODULE

MB8502E064AA-60/-70/-60L/-70L

Unbuffered, 2 M × 64 BITS Hyper Page Mode SO DIMM, 3.3 V, 1-bank, 2 KR

■ DESCRIPTION

The Fujitsu MB8502E064AA is a fully decoded, CMOS Dynamic Random Access Memory (DRAM) module consisting of eight MB81V17805A devices. The MB8502E064AA is optimized for those applications requiring small size package, low power consumption, enhanced performance. The operation and electrical characteristics of the MB8502E064AA are the same as the MB81V17805A which features hyper page mode (EDO) operation. For ease of memory expansion, the MB8502E064AA is offered in an 144-pin Small Outline Dual In-line Memory Module package (SO DIMM).

■ PRODUCT LINE & FEATURES

Davas			MB8502	E064AA		
Paran	neter	-60	-60L	-70	-70L	
RAS Access Time		60 ns	max.	70 ns max.		
Random Cycle Time		104 n	s min.	125 ns min.		
Address Access Tim	е	30 ns	s max.	35 ns max.		
CAS Access Time		15 ns	max.	17 ns max.		
Hyper Page Mode C	ycle Time	25 ns	s min.	30 ns min.		
Dower Dissipation	Operating Mode	3456 mW max.		3168 m	W max.	
Power Dissipation	Standby Mode	57.6 mW max.	28.8 mW max.	57.6 mW max.	28.8 mW max	

- Conformed to 144-pin SO DIMM JEDEC standard
- Organization : 2,097,152 words \times 64 bits
- Module Size : 1.00" (hight) \times 2.66" (length) \times 0.15" (thick)
- Memory : MB81V17805A (2 M × 8, 2 K ref., 3.3 V) 8 pcs
- $3.3 \text{ V} \pm 0.3 \text{ V}$ Supply Voltage
- 2,048 Refresh Cycles / 32.8 ms

- Hyper Page Operation (EDO)
- Serial Presence Detect
- RAS-Only Refresh / CAS-before-RAS Refresh
- Package and Ordering Information: 144-pin SO DIMM, order as MB8502E064AA-xxDG

(DG = Gold Pad)


This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.


■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value	Unit
Supply Voltage	Vcc	-0.5 to +4.6	V
Input Voltage	Vin	-0.5 to +4.6	V
Output Voltage	Vouт	-0.5 to +4.6	V
Short Circuit Output Current	Іоит	-50 to +50	mA
Power Dissipation	PD	8	W
Storage Temperature	Тѕтс	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PACKAGE





■ PIN ASSIGNMENTS

1 2 3 4 5	Vss Vss DQ0 DQ32	37 38	DQ8	73	ŌĒ	109	^
3 4	DQ ₀	38		1		109	A 9
4			DQ ₄₀	74	N.C.	110	N.C.
	DQ32	39	DQ ₉	75	Vss	111	A ₁₀
5	ا مناه ک	40	DQ41	76	Vss	112	N.C.
	DQ ₁	41	DQ ₁₀	77	N.C.	113	Vcc
6	DQ ₃₃	42	DQ ₄₂	78	N.C.	114	Vcc
7	DQ ₂	43	DQ ₁₁	79	N.C.	115	CAS ₂
8	DQ ₃₄	44	DQ ₄₃	80	N.C.	116	CAS ₆
9	DQ₃	45	Vcc	81	Vcc	117	CAS ₃
10	DQ ₃₅	46	Vcc	82	Vcc	118	CAS ₇
11	Vcc	47	DQ ₁₂	83	DQ ₁₆	119	Vss
12	Vcc	48	DQ44	84	DQ ₄₈	120	Vss
13	DQ ₄	49	DQ ₁₃	85	DQ ₁₇	121	DQ ₂₄
14	DQ ₃₆	50	DQ ₄₅	86	DQ ₄₉	122	DQ ₅₆
15	DQ₅	51	DQ ₁₄	87	DQ ₁₈	123	DQ ₂₅
16	DQ ₃₇	52	DQ ₄₆	88	DQ50	124	DQ ₅₇
17	DQ ₆	53	DQ ₁₅	89	DQ ₁₉	125	DQ ₂₆
18	DQ ₃₈	54	DQ ₄₇	90	DQ ₅₁	126	DQ ₅₈
19	DQ ₇	55	Vss	91	Vss	127	DQ ₂₇
20	DQ39	56	Vss	92	Vss	128	DQ ₅₉
21	Vss	57	N.C.	93	DQ ₂₀	129	Vcc
22	Vss	58	N.C.	94	DQ ₅₂	130	Vcc
23	CAS₀	59	N.C.	95	DQ ₂₁	131	DQ ₂₈
24	CAS ₄	60	N.C.	96	DQ ₅₃	132	DQ60
25	CAS ₁	61	N.C.	97	DQ ₂₂	133	DQ ₂₉
26	CAS₅	62	N.C.	98	DC ₅₄	134	DC ₆₁
27	Vcc	63	Vcc	99	DC ₂₃	135	DC30
28	Vcc	64	Vcc	100	DC ₅₅	136	DC ₆₂
29	A ₀	65	N.C.	101	Vcc	137	DQ ₃₁
30	A ₃	66	N.C.	102	Vcc	138	DQ ₆₃
31	A ₁	67	WE	103	A ₆	139	Vss
32	A ₄	68	N.C.	104	A ₇	140	Vss
33	A ₂	69	RAS₀	105	A ₈	141	SDA
34	A 5	70	N.C.	106	N.C.	142	SCL
35	Vss	71	N.C.	107	Vss	143	Vcc
36	Vss	72	N.C.	108	Vss	144	Vcc

■ PIN DESCRIPTIONS

Symbol	Function	Input/Output	Pin Count
A ₀ to A ₁₀	Address Input	Input	11
RAS₀	Row Address Strobe	Input	1
CAS₀ to CAS ₇	Column Address Strobe	Input	8
WE	WE Write Enable		1
ŌĒ	Output Enable	Input	1
DQ ₀ to DQ ₆₃	Data-input/Data-output	Input/Output	64
SCL	Serial PD Clock	lutput	1
SDA	Serial PD I/O	Input/Output	1
Vcc	Power Supply	_	18
Vss	Ground	_	18
N.C.	No Connection	_	20

■ SERIAL PRESENCE DETECT (SPD) TABLE

Byte	Function Describ	oed	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	Number of Bytes Used by Module Manufacturer	12 Bytes	0	0	0	0	1	1	0	0
1	Total SPD Memory Size	256 Bytes	0	0	0	0	1	0	0	0
2	Memory Type	EDO	0	0	0	0	0	0	1	0
3	Number of Row Addresses	11 Addresses	0	0	0	0	1	0	1	1
4	Number of Column Addresses	10 Addresses	0	0	0	0	1	0	1	0
5	Number of Banks	1 Bank	0	0	0	0	0	0	0	1
6	Module Data Width (1)	64 Bits	0	1	0	0	0	0	0	0
7	Module Data Width (2)	+0 Bits	0	0	0	0	0	0	0	0
8	Module Interface Levels	LVTTL	0	0	0	0	0	0	0	1
9	RAS Access Time (trac)	60 ns	0	0	1	1	1	1	0	0
9	RAS Access Time (trac)	70 ns	0	1	0	0	0	1	1	0
10	CAS Access Time (tcac)	15 ns	0	0	0	0	1	1	1	1
10	CAS Access Time (teac)	17 ns	0	0	0	1	0	0	0	1
11	Module Configuration Type (Parity or ECC or None)	None	0	0	0	0	0	0	0	0
12	Refresh Rate / Type	Normal, Self Refresh	1	0	0	0	0	0	0	0
12	Refresh Rate / Type	Low Power, Self Refresh	1	0	0	0	0	1	0	0
13 to 31	Reserved for Future Offerings	_	_	_	_	_	_	_	_	_
32 to 63	Superset Information	_	_	_	_	_	_	_	_	_
64 to 127	Manufacturer's Information	_	_	_	_	_	_	_	_	_
128 to 255	Unused Storage Locations		_	_	_			_	_	_

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127. Some or all data stored into Byte 0 to Byte 127 may be broken.

■ CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{CC} = +3.3 \text{ V})$

Paramet	er	Symbol	Min.	Max.	Unit
	A ₀ to A ₁₀	C _{IN1}	_	54	pF
	RAS₀	C _{IN2}	_	52	pF
Input Capacitance	CAS₀ to CAS₁	Сімз	_	12	pF
при Сараспансе	WE	C _{IN4}	_	52	pF
	ŌĒ	C _{IN5}	_	53	pF
	SCL	Cin6	_	5	pF
I/O Capacitance	DQ ₀ to DQ ₆₃	CDQ	_	10	pF
70 Capacitance	SDA	Csda	_	5	pF

■ RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	3.0	3.0	3.6	V
Ground	Vss	_	0	_	V
Input High Voltage, all inputs	Vıн	2.0	_	Vcc + 0.3 V	V
Input Low Voltage, all inputs*	VıL	-0.3	_	0.8	V
Ambient Temperature	TA	0	_	70	°C

Note: * Undershoots of up to -2.0 volts with a pulse width not exceeding 20 ns are acceptable.

■ DC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.)

				,		Value		
Parameter Not	es		Symbol	Condition	Min.		ax.	Unit
					IVIIII.	-60/-70	-60L/-70L	
Output High Voltage	*1		Vон	Iон = −2.0 mA	2.4	-	_	V
Output Low Voltage	*1		Vol	IoL = 2.0 mA	_	C	.4	V
Input Leakage Current		CAS	l _{I(L)}	$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}},$ $3.0 \text{ V} \leq V_{\text{CC}} \leq 3.6 \text{ V},$	-10	10		^
Imput Leakage Current		Others	II(L)	Vss = 0 V, all other pins not under test = 0 V	-50		50	μΑ
Output Leakage Curren	t		l _{O(L)}	$0 \text{ V} \leq \text{Vout} \leq \text{Vcc},$ $3.0 \text{ V} \leq \text{Vcc} \leq 3.6 \text{ V}$ Data out disabled	-10	10		μА
Operating Current			lcc ₁	RAS & CAS cycling,	_	9	60	mA
(Average Power Supply Current)	_	MB8502E064AA -70/-70L	ICC1	trc = min	_	8	80	ША
Standby Current (Power Supply	*2	TTL Level	Icc2	RAS = CAS = VIH	_	16	8	mA
Current)	rrent) CMOS Level $\overline{RAS} = \overline{CAS} \ge V_{CC} -0.2 \text{ V}$		_	8	1.2			
Refresh Current #1 (Average Power		MB8502E064AA *2 -60/-60L		CAS = V _{IH} , RAS = cycling,	_	9	60	mA
Supply Current)		MB8502E064AA -70/-70L	lcc3	trc = min	_	880		
Hyper Page Mode	*2	MB8502E064AA -60/-60L	Icc4	RAS = V _{IL} , CAS = cycling,	_	960		mA
Current	_	MB8502E064AA -70/-70L	1004	thec = min	_	8	80	ША
Refresh Current #2 (Average Power	*2	MB8502E064AA -60/-60L	laas	RAS cycling, CAS-before-RAS,	_	9	60	mA
Supply Current)	_	MB8502E064AA -70/-70L	lcc5	trc = min	_	880		IIIA
Battery Backup Current	MB8502E064AA -60/-70		Icc ₆	$\begin{array}{l} \overline{RAS} \ cycling, \\ \overline{CAS} \mbox{-before-}\overline{RAS}, \\ t_{RAS} = min \ to \ 300 \ ns \\ V_{IH} \geq V_{CC} -0.2 \ V, \\ V_{IL} \leq 0.2 \ V, \ t_{RC} = 16 \ \mu s \end{array}$	_	8	_	mA
(Average Power Supply Current)	*2	MB8502E064AA -60L/-70L	ICC6	$\label{eq:reconstruction} \begin{array}{ c c c }\hline RAS & cycling,\\\hline CAS & -before-RAS,\\\hline t_{RAS} & = min to 300 ns\\\hline V_{IH} & \geq V_{CC} -0.2 \ V,\\\hline V_{IL} & \leq 0.2 \ V, \ t_{RC} = 62.5 \ \mu s\\\hline \end{array}$	_	_	2.4	mA
Refresh Current #3 (Average Power Supply	Cu	rrent)	Icc ₉	Self-Refresh;	_	8	2	mA

Notes: *1. Referenced to Vss.

*2. Icc depends on the output load conditions and cycle rate. The specific values are obtained with the output open.

Icc depends on the number of address change as $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$. Icc1, Icc3, Icc4 and Icc5 are specified at one time of address change during $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$. Icc2 are specified during $\overline{RAS} = V_{IH}$ and $V_{IL} > -0.3 \text{ V}$. Icc6 is measured on condition that all address signals are fixed steady state.

■ AC CHARACTERISTICS

(At recommended operating conditions unless otherwise noted.) Notes 1, 2, 3

Na	Parameter	Notes	Cumbal	MB8502E06	64AA-60/-60L	MB8502E06	4AA-70/-70L	110:4
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
1	Time Between Befreeh	-60/-70	4	_	32.8	_	32.8	ms
1	Time Between Refresh	-60L/-70L	t REF	_	128	_	128	ms
2	Random Read/Write Cycle Time		t RC	104	_	124	_	ns
3	Read-Modify-Write Cycle Time		trwc	138	_	162	_	ns
4	Access Time from RAS	*4,7	t rac	_	60	_	70	ns
5	Access Time from CAS	*5,7	t cac	_	15	_	17	ns
6	Column Address Access Time	*6,7	t AA	0	30	_	35	ns
7	Output Hold Time		tон	3	_	3	_	ns
8	Output Hold Time from CAS		t chc	5	_	5	_	ns
9	Output Buffer Turn On Delay Time		ton	0	_	0	_	ns
10	Output Buffer Turn Off Delay Time	*8	t off	_	15	_	17	ns
11	Output Buffer Turn Off Delay Time from RAS	*8	t ofr	_	15	_	17	ns
12	Output Buffer Turn Off Delay Time from WE	*8	twez	_	15	_	17	ns
13	Transition Time		t⊤	1	50	1	50	ns
14	RAS Precharge Time		t RP	40	_	50	_	ns
15	RAS Pulse Width		t ras	60	100000	70	100000	ns
16	RAS Hold Time		t RSH	15	_	17	_	ns
17	CAS to RAS Precharge Time		t CRP	5	_	5	_	ns
18	CAS to RAS Delay Time	*9,10	t RCD	14	45	14	53	ns
19	CAS Pulse Width		t cas	10	_	13	_	ns
20	CAS Hold Time		t csн	40	_	50	_	ns
21	CAS Precharge Time (Normal)	*17	t CPN	10	_	10	_	ns
22	Row Address Set Up Time		t rsr	0	_	0	_	ns
23	Row Address Hold Time		t rah	10	_	10	_	ns
24	Column Address Set Up Time		tasc	0	_	0	_	ns
25	Column Address Hold Time		t CAH	10	_	10	_	ns
26	Column Address Hold Time from RAS	5	t ar	24	_	24	_	ns
27	RAS to Column Address Delay Time	*11	t rad	12	30	12	35	ns
28	Column Address to RAS Lead Time		t PAL	30	_	35	_	ns
39	Column Address to CAS Lead Time		t CAL	23	_	28	_	ns
30	Read Command Set Up Time		trcs	5	_	5	_	ns
31	Read Command Hold Time Referenced to RAS	*12	t rrh	0	_	0	_	ns

(Continued)

NI-	Barranatan	Natas	Ole al	MB8502E06	64AA-60/-60L	MB8502E06	64AA-70/70L	11:4
No.	Parameter	Notes	Symbol	Min.	Max.	Min.	Max.	Unit
32	Read Command Hold Time Referenced to CAS	*12	t rch	0	_	0	_	ns
33	Write Command Set Up Time	*13,18	twcs	0	_	0	_	ns
34	Write Command Hold Time		t wcH	10	_	10	_	ns
35	Write Command Hold Time from RAS		twcr	24	_	24	_	ns
36	WE Pulse Width		twp	10	_	10	_	ns
37	Write Command to RAS Lead Time		t RWL	15	_	17	_	ns
38	Write Command to CAS Lead Time		tcwL	10	_	13	_	ns
39	DIN Set Up Time		t DS	0	_	0	_	ns
40	DIN Hold Time		t DH	10	_	10	_	ns
41	Date Hold Time from RAS		t dhr	24	_	24	_	ns
42	RAS to WE Delay Time	*18	t RWD	77	_	89	_	ns
43	CAS to WE Delay Time	*18	tcwd	32	_	36	_	ns
44	Column Address to WE Delay Time	*18	t awd	47	15	54	_	ns
45	RAS Precharge Time to CAS Active Time (Refresh Cycles)		t RPC	5	15	5	_	ns
46	CAS Set Up Time (C-B-R Refresh)		t csr	0	_	0	_	ns
47	CAS Hold Time (C-B-R Refresh)		t chr	10	_	12	_	ns
48	Access Time from OE	*7	t oea	_	15	_	17	ns
49	Output Buffer Turn Off Delay from OE	*8	t oez	_	15	_	17	ns
50	OE to RAS Lead Time for Valid Data		t oel	10	_	10	_	ns
51	OE to CAS Lead Time		t col	5	_	5	_	ns
52	OE Hold Time Referenced to WE	*14	t oeh	5	_	5	_	ns
53	OE to Data in Delay Time		t oed	15	_	17	_	ns
54	RAS to Data in Delay Time		t RDD	15	_	17	_	ns
55	CAS to Data in Delay Time		t cdd	15	_	17	_	ns
56	DIN to CAS Delay Time	*15	t dzc	0	_	0	_	ns
57	DIN to OE Delay Time	*15	t dzo	0	_	0	_	ns
58	OE Precharge Time		t oep	8	_	8	_	ns
59	OE Hold Time Referenced to CAS		t oech	10	_	10	_	ns
60	WE Precharge Time		t wpz	8	_	8	_	ns
61	WE to Data in Delay Time		twed	15	_	17	_	ns
62	Hyper Page Mode RAS Pulse/Width		t rasp	_	100000	_	100000	ns

(Continued)

(Continued)

No.	Parameter	Notes	Symbol	MB8502E06	4AA-60/-60L	MB8502E06	4AA-70/-70L	Unit
NO.	Farameter	Notes	Symbol	Min.	Max.	Min.	Max.	Onit
63	Hyper Page Mode Read/Write Cycle Time		t HPC	25	_	30	_	ns
64	Hyper Page Mode Read-Modify-Write Cycle Time		t HPRWC	69	_	79	_	ns
65	Access Time from CAS Precharge	*7,16	t CPA	_	35	_	40	ns
66	Access Time from CAS Precharge Tim	е	t CP	10	_	10	_	ns
67	Hyper Page Mode RAS Hold Time from CAS Precharge		t RHCP	35	_	40	_	ns
68	Hyper Page Mode CAS Precharge to WE Delay Time	*18	t CPWD	52	_	59	_	ns
69	RAS Pulse Width (Self Refresh)	*19	trass	100	_	100	_	μs
70	RAS Precharge Time (Self Refresh)	*19	t RPS	104	_	124	_	ns
71	CAS Hold Time (Self Refresh)	*19	t cнs	-50	_	-50	_	ns

- Notes: *1. An initial pause (RAS = CAS = V_{IH}) of 200 μs is required after power-up followed by any eight RAS-only cycles or eight CAS-before-RAS refresh cycles (WE = V_{IH}) before proper device operation is achieved. If an internal refresh counter is used, a minimum of eight CAS-before-RAS initialization cycles are required instead of eight RAS cycles.
 - *2. AC characteristics assume $t_T = 5$ ns.
 - *3. V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} (min) and V_{IL} (max).
 - *4. Assumes that trcd ≤ trcd (max), trad ≤ trad (max). If trcd and/or trad is greater than the maximum recommended value shown in this table, trac will be increased by the amount that trcd exceeds the value shown.
 - *5. If $trcd \ge trcd$ (max), $trad \ge trad$ (max), and $tasc \ge taa$ tcac $t\tau$, access time is tcac.
 - *6. If trad \geq trad (max) and tasc \leq taa tcac t τ , access time is taa.
 - *7. Measured with a load equivalent to two TTL loads and 100 pF.
 - *8. toff, toez, toff and twez are specified that output buffer change to high-impedance state.
 - *9. Operation within the tred (max) limit ensures that tred (max) can be met. tred (max) is specified as a reference point only; if tred is greater than the specified tred (max) limit, access time is controlled exclusively by trac or trad.
 - *10. t_{RCD} (min) = t_{RAH} (min) + $2t_{T}$ + t_{ASC} (min).
 - *11. Operation within the trad (max) limit ensures that trac (max) can be met. trad (max) is specified as a reference point only; if trad is greater than the specified trad (max) limit, access time is controlled exclusively by trac or trad.
 - *12. Either trrh or trch must be satisfied for a read cycle.
 - *13. twcs is specified as a reference point only. If twcs ≥ twcs (min) the data output pin will remain High-Z state through entire cycle.
 - *14. Assumes that twcs < twcs (min).
 - *15. Either tozc or tozo must be satisfied.
 - *16. tcpa is access time from the selection of a new column address (caused by changing CAS from "L" to "H"). Therefore, if tcp become long, tcpa also become longer than tcpa (max).
 - *17. Assumes \overline{CAS} -before- \overline{RAS} refresh cycle.
 - *18. twcs, tcwd, trwd, tawd, and tcpwd are not restrictive operating parameters. They are included in the data sheets as an electrical characteristic only. If twcs ≥ twcs (min), the cycle is an early write cycle and Dout pin will maintain high-impedance state thoughout the entire cycle. If tcwd ≥ tcwd (min), trwd ≥ trwd (min), tawd ≥ tawd (min), and tcpwd ≥ tcpwd (min), the cycle is a read-modify-write cycle and data from the selected cell will appear at the Dout pin. If neither of the above conditions is satisfied, the cycle is a delayed write cycle and invalid data will appear the Dout pin, and write operation can be executed by satisfying trwL, tcwL, tral and tcal specifications.
 - *19. Assumes that Self Refresh.

^{*}Source: See MB81V17805A Data Sheet for details on the electricals.

■ SERIAL PRESENCE DETECT (SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD.

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA₀, SA₁, SA₂ (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA₀, SA₁, SA₂) are driven to Vss on the module.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION


Data states on the SDA can change only during SCL=Low. SDA state changes during SCL=High are indicated start and stop conditions. Refer to Fig.2 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL=High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL=High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.



ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.


SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig.3 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices –namely up to eight modules– on the bus. The eight addresses for eight SPD devices are defined by the state of the SA₀, SA₁ and SA₂ inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to Vss on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When R/\overline{W} bit is "1", a read operation is selected, when R/\overline{W} bit is "0", a write operation is selected.


Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA_0 , SA_1 , and SA_2 inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the R/\overline{W} bit, the SPD will execute a read or write operation.



3. READ OPERATIONS


CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/\overline{W} bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.4 for the sequence of address, acknowledge and data transfer.



RANDOM READ


Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/\overline{W} bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/\overline{W} bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.5 for the sequence of address, acknowledge and data transfer.



SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.6 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.




4. DC CHARACTERISTICS

Parameter	Note	Test Condition	Symbol	Min.	Max.	Unit
Input Leakage Current		$0 \text{ V} \leq V_{\text{IN}} \leq V_{\text{CC}}$	Sili	-10	10	μΑ
Output Leakage Current		0 V ≤ Vouт ≤ Vcc	Silo	-10	10	μΑ
Output Low Voltage	*1	IoL = 3.0 mA	Svol	_	0.4	V


Note: *1 Referenced to Vss.

5. AC CHARACTERISTICS

No.	Parameter	Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	fscL	0	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	Tı	_	100	ns
3	SCL Low to SDA Data Out Valid	taa	0.3	3.5	μs
4	Time the Bus Must Be Free before a New Transmission Can Start	t виғ	4.7	_	μs
5	Start Condition Hold Time	tно: STA	4.0	_	μs
6	Clock Low Period	t LOW	4.7	_	μs
7	Clock High Period	t HIGH	4.0	_	μs
8	Start Condition Set Up Time	tsu: STA	4.7	_	μs
9	Data In Hold Time	tно: DAT	0	_	μs
10	Data In Set Up Time	tsu: DAT	250	_	μs
11	SDA and SCL Rise Time	t R	_	1	μs
12	SDA and SCL Fall Time	tF	_	300	ns
13	Stop Condition Set Up Time	tsu: STO	4.7	_	μs
14	Data Out Hold Time	tон	100	_	ns
15	Write Cycle Time	twr	_	15	ms



■ PACKAGE DIMENSIONS



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A.

Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0

Fax: (06103) 690-0

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9703

© FUJITSU LIMITED Printed in Japan